You may have to Search all our reviewed books and magazines, click the sign up button below to create a free account.
The tools and techniques you need to break the analog design bottleneck! Ten years ago, analog seemed to be a dead-end technology. Today, System-on-Chip (SoC) designs are increasingly mixed-signal designs. With the advent of application-specific integrated circuits (ASIC) technologies that can integrate both analog and digital functions on a single chip, analog has become more crucial than ever to the design process. Today, designers are moving beyond hand-crafted, one-transistor-at-a-time methods. They are using new circuit and physical synthesis tools to design practical analog circuits; new modeling and analysis tools to allow rapid exploration of system level alternatives; and new simula...
This book presents a detailed summary of research on automatic layout of device-level analog circuits that was undertaken in the late 1980s and early 1990s at Carnegie Mellon University. We focus on the work behind the creation of the tools called KOAN and ANAGRAM II, which form part of the core of the CMU ACACIA analog CAD system. KOAN is a device placer for custom analog cells; ANANGRAM II a detailed area router for these analog cells. We strive to present the motivations behind the architecture of these tools, including detailed discussion of the subtle technology and circuit concerns that must be addressed in any successful analog or mixed-signal layout tool. Our approach in organizing t...
The four-volume set LNCS 3480-3483 constitutes the refereed proceedings of the International Conference on Computational Science and Its Applications, ICCSA 2005, held in Singapore in May 2005. The four volumes present a total of 540 papers selected from around 2700 submissions. The papers span the whole range of computational science, comprising advanced applications in virtually all sciences making use of computational techniques as well as foundations, techniques, and methodologies from computer science and mathematics, such as high performance computing and communication, networking, optimization, information systems and technologies, scientific visualization, graphics, image processing, data analysis, simulation and modelling, software systems, algorithms, security, multimedia etc.
Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures. In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.
In the 11th edition in this successful series, the topics are structured-mixed-mode design, multi-bit sigma-delta converters and short range RF circuits. The book provides valuable information and excellent overviews of analogue circuit design, CAD and RF systems.
This installment of a "SYCL Sparkler" explores in depth a way to implement a reasonably efficient implementation for Homomorphic Encryption using modern C++ with SYCL. As a result of their work, the authors learned some valuable optimization techniques and insights that the they have taken time to share in this very interesting and detailed piece. A key value of using C++ with SYCL, is the ability to be portable while supporting the ability to optimize at a lower level when it is deemed worth the effort. This work helps illustrate how the authors isolated that optimization work, and their thought process on how to pick what to optimize. The code for this implementation is available open sour...
Algorithms for VLSI Physical Design Automation, Third Edition covers all aspects of physical design. The book is a core reference for graduate students and CAD professionals. For students, concepts and algorithms are presented in an intuitive manner. For CAD professionals, the material presents a balance of theory and practice. An extensive bibliography is provided which is useful for finding advanced material on a topic. At the end of each chapter, exercises are provided, which range in complexity from simple to research level. Algorithms for VLSI Physical Design Automation, Third Edition provides a comprehensive background in the principles and algorithms of VLSI physical design. The goal ...
Presents a range of CAD algorithms and techniques for synthesizing and optimizing interconnect Provides insight & intuition into layout analysis and optimization for interconnect in high speed, high complexity integrated circuits
In 2002, the International Conference on Computer Aided Design (ICCAD) celebrates its 20th anniversary. This book commemorates contributions made by ICCAD to the broad field of design automation during that time. The foundation of ICCAD in 1982 coincided with the growth of Large Scale Integration. The sharply increased functionality of board-level circuits led to a major demand for more powerful Electronic Design Automation (EDA) tools. At the same time, LSI grew quickly and advanced circuit integration became widely avail able. This, in turn, required new tools, using sophisticated modeling, analysis and optimization algorithms in order to manage the evermore complex design processes. Not s...
This volume contains the papers presented at the 5th International Workshop on Advanced Parallel Processing Technologies, APPT 2003. This series of workshops is designed to strengthen the cooperation between the German and Chinese institutions active in the area of these technologies. It has continued to grow, providing an excellent forum for reporting advances in parallel processing technologies. The 5th workshop itself addressed the entire gamut of related topics, ranging from the architectural aspects of parallel computer hardware and system software to the applied technologies for novel applications. For this workshop, we received over 191 full submissions from researchers all over the world. All the papers were peer-reviewed in depth and qualitatively graded on their relevance, originality, signi?cance, presentation, and the overall appropriateness for their acceptance. Any concerns raised were discussed in the program committee. The organizing committee did an excellent job in selecting 78 papers (Among them, 21 were short ones) for presentation. In short, the papers included here represent the forefront of research from China, Germany, and the other countries.